A 0.5 V Near-threshold Microcontroller Robust over PVT Variations

D. Séverac, D. Ruffieux, M. Pons Solé, J.-L. Nagel, D. Sigg, J. Deng, C. A. Salazar Gutierrez, P. Persechini, R. Caseiro Godinho, C. Monneron, Y. Liechti, T. C. Müller, A.-S. Porret, D. Manic, S. Emery

In this work, performed in close collaboration with Mie Fujitsu Semiconductor Limited (MIFS), specific libraries using a novel bulk biasing technique have been developed. To validate the concept, a circuit based on an icyflex2 processor has been integrated and characterized over PVT (Process, Voltage and Temperature) variations. The results demonstrate the advantage of the MIFS 55 nm DDC technology for low-power integrated circuits operated in the near threshold domain (0.5 V).

Ultra-Low Leakage (ULL) transistors available with MIFS DDC technology have been specifically engineered to operate at 0.5 V, with a reduced leakage current, so as to minimize the dynamic power consumption. This is achieved owing to a large body effect and a specific bulk doping profile, leading to improved matching. Working in the near threshold voltage region, rather than at a typical nominal voltage of 0.9 V, has two main negative consequences that need to be addressed: 1) the reduction of the speed of the transistor, and 2) the larger performance spread and mismatch among transistors.

After having taken into account various different trade-offs, such as speed, power, leakage, matching and tunability, a complete set of logic cells was designed using an optimally sized MOS transistor geometry. Having all transistors with the same dimensions yields a better matching with respect to their currents and hence control of their speed-over the entirety of bulk biasing voltage range.

Thanks to the wide current tuning capability of the DDC technology due to its high impedance bulk terminal, the decrease in speed and the performance variation between the different operating conditions can be partially compensated in a lower power way. The left hand side of Figure 1 shows that a factor 10'000 of transistor current variations between best (BC) and worst (WC) case PVT conditions is obtained at 0.5 V without compensation. With compensation (right hand side of Figure 1), the large variation is reduced to below a factor of two.

Overall, the frequency variation is within +/-30% over PVT range of PVT conditions considered.

Applying the same compensation methodology to the icyflex2 32-bit processor yields the results presented in Figure 3. Dashed lines show the maximum measured frequency for all extreme corners over the given temperature range [-40 °C…125 °C] and the range of supply voltages [0.45 V…0.55 V], at an Iref of 100 μA. Over the PVT conditions considered, a difference between the min and max frequency of only a factor of 2 was found. This is a drastic improvement compared to the 10 K variation of Figure 1.

These results demonstrate that Adaptive Bulk Biasing can successfully be applied to compensate for PVT variations of 0.5 V near-threshold logic circuits implemented with MIFS C55DDC technology while maintaining a good processor performance. Moreover, Bulk Biasing provides an additional knob allowing to tune the performance of the circuit at runtime, without changing the power supply; hence preserving low dynamic power consumption. This enables us to define several modes of operation, where speed and leakage current (fast mode, slow mode, retention) may be traded depending on the required overall performance. As such, MIFS C55DDC technology is found to be a very good process particularly suited to implement ULP wireless sensor nodes that are needed for the IoT era.