External Reference
A 0.5 V 2.5 μW/MHz Microcontroller with Analog-Assisted Adaptive Body Bias PVT Compensation with 3.13nW/kB SRAM Retention in 55nm Deeply-Depleted Channel CMOS
Microcontroller systems operating at low supply voltage in nearor sub-threshold regime suffer both from increased effects of PVT (Process, Voltage, Temperature) variation and from a larger share of leakage on overall power due to the reduced frequency. We show how to overcome these effects for the core and memory by exploiting the strong body factor of deeplydepleted channel CMOS at 0.5 V, compensating frequency over PVT to ±6%, achieving 30x frequency and 20x leakage scaling in a 2.56 μW/MHz 32 bit RISC Core with 3.13 nW/kB 2.5 μW/MHz SRAM. Frequency-leakage configurability in core and SRAM through adaptive body bias at fixed supply voltage is implemented using a novel automatic analog-assisted ION-controlled approach.

Authors: M. Pons; C. T. Müller; D. Ruffieux; J. Nagel; S. Emery; A. Burg; S. Tanahashi; Y. Tanaka; A. Takeuchi

Open Page